Exascale computing will be as much about solving problems with the least power/energy as about solving them quickly. In the future, systems are likely to be over-provisioned with processors and will rely on hardware-enforced power bounds to allow operation within power budget/thermal design limits.
INTRODUCTION
Exascale computing will be power limited [23] . This either limits the number and speed of processors or, more likely, motivates over-provisioning and execution under hardwareenforced power budgets. Exascale computing will be as much about how to solve a problem with the least power and energy as it is about raw execution performance. c 2015 Association for Computing Machinery. ACM acknowledges that this contribution was authored or co-authored by an employee, contractor or affiliate of the United States government. As such, the United States Government retains a nonexclusive, royalty-free right to publish or reproduce this article, or to allow others to do so, for Government purposes only. We will show that currently, nominally homogeneous computing elements exhibit heterogeneous performance and limiting power increases the performance variation. Transistor thresholds and leakage currents vary within and between wafers during fabrication, resulting in processor chips that require different supply voltages to operate at the design frequency and that therefore consume different amounts of power. Furthermore, the amount of cooling available to a chip depends on its position in the system, resulting in temperature differences that cause additional variations in power consumption. Hence, power and thermal constraints will affect each chip differently causing on-chip mechanisms that control operating frequency to also vary. Performance will thus vary between sockets for even perfectly balanced parallel applications.
Heterogeneity and power limits are going to be major factors in the performance of supercomputer applications. Heterogenous performance makes tuning and optimal scheduling of exascale applications difficult. Understanding the runto-run performance (energy and time) can provide some insight into the types of static and dynamic heuristics that will prove effective.
In this paper, we first examine variations in performance of short (15-30 minute) runs of three full HPC applications. Performance depends on the application type and degree to which the power is limited. ADCIRC has noticable variations emanating from both the system and the application. A Lattice Quantum chromodynamics performance test, t_leapfrog, is part of the Chroma [10] distribution. By design, it should exhibit perfect load balance in both computation and communication, but it still shows run-to-run variations in energy and execution time. A well-balanced WRF test has the least variation.
A simple model is introduced that reduces the effective clock frequency of cores reaching selected MPI collectives significantly early. By controling the effective clock rate of each core separately, Dynamic Duty Cycle Modulation (DDCM) allows applications with minor load imbalances to save significant energy 1 . When power-limited, the hardware does not have to impact the voltage and clock frequency as much to stay below the power-limit. In some cases, saving energy results in shorter execution times. Section 2 presents the measured time and energy usage variability for three full HPC applications. Section 3 describes a simple model to save energy for MPI applications that have unbalanced phases. The model is applied to AD-CIRC in Section 4, resulting in significant energy savings and performance improvement when execution is impacted by a power cap. The last two sections talk about related work and the implications of heterogeneity on Exascale runtime scheduling.
APPLICATION RUNTIME VARIABILITY
Run-to-run variation in execution time and energy usage is a serious problem in optimizing systems or application performance. Budgeting time and power will be difficult for Exascale runtimes, workflow managers, and operating systems; when performance is not predictable. To better understand how performance variation differs by application, several short examples of HPC applications that are used in-house were run multiple times on a slice of a local cluster.
Execution Environment
At RENCI, a sixteen-blade partition of a larger cluster is used for HPC application development and small-scale production runs. This development partition exposes at the user level power and energy instrumentation. It grants the user control of power capping as well as clock frequency and modulation. The partition was dedicated to long-duration experiments required to examine run-to-run variation.
System
All tests use the same 16 Dell M420 nodes within a single bladecenter. Each node has two 8-core Intel Xeon CPU E5-2450 processors for a total of 256 cores with a nominal frequency of 2.1GHz. The blades are air-cooled with air flowing sequentially over the sockets on each blade. Each node runs CentOS 6.5 with a Linux 2.6.32 kernel. Slurm (version 2.6.9) was used for job submission of all the ADCIRC jobs and was upgraded to version 14.11.3 for Weather Research and Forcasting (WRF) and Lattice Quantum Chromo-Dynamics (LQCD) applications. Both Slurms use a modified energy plugin to make the energy RAPL counters available at user level.
Measurement Techniques
Each application was sized to run for between 15-35 minutes This limits any initialization effects and allows the program to compute a significant result. Temperature has a noticeable effect on execution time and energy usage [32] . All tests were run consecutively and are long enough to mitigate the effect of a cool start. Each application was run ten times for each power and software setting. The graphs show all results with the runs sorted by execution time to understand better the average difference between settings. RAPL All reported energy numbers and power-limit setting are performed with Intel Running Average Power Limit (RAPL) interface. On the SandyBridge architecture, our understanding is that the energy measurements are modeled. Any resulting skew (e.g., difference between measured power and power-limit setting) should be consistent between runs of the same application. The relative difference between runs should be approximately correct, even if there is error in the absolute values.
Control Mechanisms
We use the RAPL power-capping mechanism to control power. Clock modulation is a mechanism that allows the clock duty cycle to be controlled on a per-core basis using a 16-bit mask register that, with k bits set, allows only k/16 of each group of 16 clock pulses to reach the core, effectively reducing clock frequency. Our DDCM mechanism provides a dynamic API to modulation.
Applications
Several HPC applications are used regularly on the RENCI system -ADCIRC for storm-surge modeling research, WRF within a larger climate-change research effort, and an optimization effort for LQCD. These applications will drive the study of HPC performance variation.
ADCIRC.
ADCIRC+SWAN [27, 40, 8, 42] , a storm surge, tidal and windwave model, uses a finite-element method to discretize shallow water equations, while simultaneously facilitating large domains with very high spatial resolution in coasts of interest, without unnecessary resolution in offshore areas. This high-resolution capability requires substantial compute resources [5] . Research and applications with ADCIRC include regional and local tidal phenomena [41, 6] , inlet and estuarine dynamics [26, 16] ; and storm surge and wave hindcasts [2, 8, 24] . ADCIRC is approved by FEMA and was used for development of Digital Flood Insurance Rate Maps in TX, LA, MS, AL, DE, VA, NC, SC, GA, and FL [4, 9, 29] . It is also used as the core numerical model in real-time forecasting and prediction systems [12, 5] .
Without a power limit, the test case of ADCIRC takes, on average, 1339 seconds and uses, on average, 61.1W in each of the 32 sockets. At a power limit of 70W, the cap is rarely reached and the performance is unchanged. Figure 1 , on the left side, shows the execution time at various cap levels (sorted by time). Execution times for 70W, 65W, and 60W vary over the same range (1384 to 1320 sec.) Lowering the limit to 55W results in an ≈3% slowdown, and at 50W the slowdown is about 13.5%. On the right side, Figure 1 shows the energy used by each of the runs. At 70, 65, and 60W the run-to-run execution differences are about 4% (4.2, 4.7 and 3.6%). At 55W the variation jumped to 6.5% (2% was one slow run) and at 50W was down to 2.3%.
Within each run there was a 12.7% difference in the energy used between the most power-hungry socket and the most efficient socket (Figure 2 ). Socket #30 used the most power in each run and Socket #11 used the least. If this graph is viewed in color, one can see that the even (blue/gray) lines tend to be power hungry and the odd (yellow-green) lines require less power. The Dell M420 blades have the cooling air pass over the odd-numbered socket before passing over the even-numbered socket. The odd-numbered sockets are on average 4.4
• C cooler and used 3.6% less energy. In Figure 2 , limiting power reduced variation from 12.7% (70W) and 12.9% (60W) to 5.3% (50W). The power for the individual sockets was relatively constant between the runs at a specific power level, but the socket ordering changed. At 50W, Socket #15 uses the most energy and #5 and #11 tie for the least energy. We speculate that transistor-switching costs and leakage-current costs are not perfectly correlated and one becomes more dominant as the power/temperature increases.
WRF.
The Weather Research and Forecasting (WRF) Model [28] is a much used mesoscale numerical weather prediction system designed to serve both research and forecasting needs. The model serves a wide range of meteorological applications across scales from tens of meters to thousands of kilometers. Our test case is small and forecasts one day of weather for Puerto Rico given different boundary conditions obtained in a larger climate model simulation. It ran on the first six of the 16 available nodes.
Our WRF test is very well load-balanced and runs with little run-to-run variation. The example runs in 1590 sec when the power-limit is set to 70W or 65W and uses 1.068 million Joules at both settings. The run-to-run variation for both time and energy of between 1.7% and 2.7%. Looking at the left side of Figure 3 , the execution time at 60W increases by around 1%; and at 7% at 55W. Not shown is the 60% increase at 50W. The right side of Figure 3 shows the energy consumed, where 50W uses slightly less energy than the higher limits (0.5%). The increased time required at 50W increases energy usage by 31%. Figure 4 shows the energy used by each node during the ten tests. At 70W (not shown), 65W, and 60W socket #0 used the most energy and socket #11 used the least. At 65W, the sockets differed by 9.5%. At 60W, the difference was down to 5.4%. At 55W the gap between hot and cool sockets is significant, but the overall variation is down to 2.0%. The advantage of better cooling clearly differentiates the sockets running on our cluster when cluster is powerlimited.
LQCD.
The t_leapfrog program, distributed with Chroma [10] , is a timing and functional test for a "leapfrog" integration scheme to compute trajectories. The test example is on a 32 × 32 × 32 × 64 lattice and uses periodic boundary conditions. This example is compute-bound near the limit of useful strong scaling with data fitting in cache as well as with load balance in both computation and communication.
Uncapped, the t_leapfrog example takes 16 minutes (967 secs) and uses an average of 63.9W per socket. The tests were run for power limits between 80W and 50W in fiveWatt increments. Figure 5 shows some of the results. On average, 80W and 75W differ by only 0.8%, but lowering the limit to 70W increases execution time by 1.4%. This is above the average socket utilization, but the average increase is measurable. We speculate that the program's power usage rises, and the hardware limits slow execution, between computational blocks. The hardware power limit is in effect for only a small percentage of execution time, but the effect is measurable. When the power limit is set low enough that the voltage and clock frequency are lowered for most of the execution (not shown), 55 and 50W, the impact on overall execution time is significant. t_leapfrog execution time increases by 97% at 55W and 163% at 50W. The energy penalties (right side of Figure 5 ) are lower than the execution penalties. At 65W uses only 0.5% more energy is used than in the 80W execution, although it takes 5% longer.
For compute-bound applications, running under a power limit will be a problem. OS scheduling techniques that allow for uneven power distribution maybe beneficial, or the application could allocate a bigger slice of the system than desired and idle some sockets so that the power is moved to the active sockets.
Execution variation for the compute-bound application is lower than for ADCIRC. t_leapfrog varied between than 0.6% and 1.5% for all of the power limits except 60W. At 60W, the variability was 3.9%. The increased variability as the power limit significantly impacts performance was also observed in WRF. This may be because of some sockets run without limits and other sockets limited, resulting in message delays during communication. 60W is the highest, at 3.9%. The execution penalty for running with a power limit of 65W is 6.2%, but the energy penalty is negligible at 0.3%. At 60W the 18% slowdown, results in only a 3.6% increase in energy. Figure 6 shows the same general pattern. At 70W, sockets #26 and #30 use about 8.5% more energy than sockets #11 and #15. At 60W, socket #22 uses the most power, about 2% more than socket #11. When the power limit degrades performance, the cooler chips can run faster and spend significant time waiting. The node energy graph sepa- rates into two regions and the overall variability increases to 10%. In terms of energy usage and variability, t_leapfrog has a significant sweet spot around 60W.
ENERGY MODEL
A side-effect of current hardware and software tends is to increase the performance variation between threads. Our goal is to detect and to reduce thread imbalance. If a thread is running faster than needed, that thread's clock duty cycle is reduced. The model predicts the lowest effective frequency such that the thread will not be the last to arrive at the next barrier. If the last thread to arrive is running at full speed, the application should experience no slowdown. Reduced clock duty cycles save power. If performance is unchanged, energy is also reduced.
A simple adaptive runtime model constructed in our previous work [3] is applied here to real HPC applications. The model automates the process of picking the clock duty cycle for the next application region by comparing the computing and waiting times of each thread. If a thread reaches a synchronization point early, it is assumed that it will also be early at the next synchronization point. The duty cycle for the next region is calibrated using the compute and waiting times for the previous region. A thread doing more work will run at a higher effective frequency than the one doing less work.
The model uses two rules -one to decrease the clock frequency of a core and the other to increase it. First, we attempt to decrease the clock frequency.
• T * -time
• L * -levels/steps to change clock frequency
The correct clock duty cycle for the next region is a function of the ratio of computing time to total time between barriers and the previous value for duty cycle.
When the previous rule determines that the duty cycle does not need to be reduced, the model then determines whether the duty cycle needs to be increased to prevent the current thread from being the last to arrive at the next barrier, thus slowing the application. Our model incrementally increases the duty cycle rather than jumping directly to the maximum.
The equation to increase the duty cycle level is given by
The model estimates the next value for the duty cycle by comparing wait time with how close to the minimum duty cycle the last region was executed. The two rules return accurate values for Ccurrent mathematically, but their direct application to the system does not always produce desirable results. Startup can look very different from the rest of the computation and the model was not used. For low duty-cycle rates, observed performance degradation is higher than predicted. A floors of 75% and 50% duty cycles were used. The duty cycle choosen was rounded up to the next 1/16, because the execution time penalty for running to slow is larger than the potential energy savings.
MODEL PERFORMANCE
Section 2 showed a several-percent time variability running the same HPC problem on the same hardware. Performance variations in hardware and software frequently cause some parts of the system to be delayed by their slower counterparts. Section 3 presented a model to lower the effective The danger using the model is at phase changes for one (or more) code regions between collectives a processor will be executing too slowly. For the following tests, minimum speed that the model could set the processor was limited. The SandyBridge architecture allows 16 setting of the duty cycle, the following tests used 3 different minimums; 100% no slowdown allowed; 75% or 12/16 maximum slowdown and 50% or 8/16 maximum slowdown.
ADCIRC.
When running ADCIRC at 70W (effectively no limit) (Figure 7 ) the model reduces energy consumption significantly. Running at 3/4 speed, a 6.0% reduction in total energy occurs, and at 1/2 speed it increases to a 11.3% savings. As the power-limit is applied to the application the savings still occur. At 60W and 3/4 speed saves 5.6%, and at 50W, 3/4 at speed saves 6.6%. Examination of the application code reveals that most of the savings occur during IO phases, during which a majority of the work is on a single thread.
HPC systems are expensive, and any energy savings that increases execution time significantly is not cost-effective when you account for computer time. As Figure 8 shows at 60W running at 1/2 and 3/4 speed significant energy is saved, but execution slows slightly. As the power-limit is lowered and starts to impact execution time at 55W and 50W, the energy savings are 7.3% and 6.6%.
Since the power is limited to less than the desired amount, the energy savings can no longer come from a lower average power usage. Saving energy under a power cap means that the execution runs faster. The average increase in execution speed is 1.5% at 55W and 3.1% at 50W. The hardware is intelligent enough to detect that power is being saved in some thread and effectively moves it to the critical threads, IMPROVING performance.
WRF.
WRF has low run-to-run variation and is well balanced between the threads. At no point does the model detect code regions in which lowering the clock frequency by 6% or greater would not increase execution time. With the model, the execution time, energy, and run-to-run variation are equal to the non-model results presented earlier.
LQCD.
t_leapfrog is perfectly balanced and has no distinct IO phase. The model detects very few regions in which the clock rate could be reduced (8-15 during a 16 minute run). In Figure 9 , the model has minimal impact on execution time. At 60W and 70W, the various settings for the model have no significant impact. At 50W, the model slows the execution by 1% at 3/4 speed and 2% at 1/2 speed.
When energy is examined, Figure 10 , at 70W there is no significant difference between the three model settings. At 60W, the total energy used increases slightly (both graphs have the same bounds) but the run-to-run energy variation increases significantly. Overall the increase in execution time at a cap of 50W, greatly increase energy usage. Because the model slows execution speed, the model slightly increases energy usage.
For a compute-bound application, such as t_leapfrog, the energy model detects very few regions of code where the imbalance is large enough to change the clock rate. Applying the model has little impact on the execution and energy consumption of compute-bound applications. The application of a power limit can significantly increase execution time and total energy usage.
RELATED WORK
Our work has focused on core-specific clock decisions and the interactions between power limits and energy reduction techniques. Most power aware-computing research centered around DVFS uses inter-node [21, 35] or intra-node methods [14, 13] to compute one preferred setting for the chip. Computational workloads have been analyzed to propose ways to save power [11, 19] . Models to amortize the effect of uneven work distribution through slack reclamation have been proposed [22, 21, 20] . Green Queue [39] automates the process of finding phases and optimal frequencies using power models. Automatic tuning of applications based on software performance options and processor clock frequency has also been explored [33] . The empirical software model proposed is similar to the intra-node models, but focuses on individual core (not socket) performance. The model also operates at a finer-granularity than most DVFS work.
Moving beyond DVFS, duty cycle modulation [32] , power capping [34] along with similar mechanisms on IBM Power 6 and 7 (capping) and AMD Bulldozer [1] (capping and thermal design power limits) have been explored. Applications have been profiled to determine the best configuration of nodes and power caps for overprovisioned systems [31, 37] . Resource allocation schedulers that use overprovisioning incorporating power-response characteristics of each job along with power cap are being explored [36] . We have shown for several applications energy reduction techniques can reduce execution time in overpovisioned systems saving energy and potentially improving system throughput.
A number of efforts use hardware performance counters [38, 7, 25 ] to compute optimal off-line settings. Several projects estimate energy usage based on hardware counters with direct correlation to cache access [15] , MIPS [17] and CPU stall cycles [18] . Our model only uses the system clock to make lightweight dynamic adjustments to each core's individual clock frequency.
CONCLUSIONS
Many exascale applications will have heterogeneous processor load, and with power-limits most exascale systems will have heterogeneous performance. This leads to significant run-to-run variations in the execution time and energy consumed. We introduced a simple model for saving energy by dynamically setting core-specific clock rates. Since the hardware uses less power for cores doing less work, when power-limited it is free to allocate more power to cores running the critical threads. This improves overall performance, suggesting that saving energy will also be a performance optimization.
Research over the last 10-15 years has focused on software techniques to save energy. The techniques save energy but increase execution time. HPC has to date, ignored the results because very high machine depreciation costs make absolute performance critical. With exascale, changes in system design like over-provisioning will make software energy saving techniques relevant to HPC. There needs to be a re-examination of previous energy related research in the context of power-limits and the more flexible DVFS implementations in recent processor architectures.
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